




A Fast Data Network Platform For Native Cloud Network Services





EFFICIENCY

The most efficient software packet Processing on the planet



PERFORMANCE

FD.io on x86 servers outperforms specialized packet processing HW



SOFTWARE DEFINED NETWORKING

Software programmable, extendable and flexible



CLOUD NETWORK SERVICES

Foundation for cloud native network services



LINUX FOUNDATION

Open source collaborative project in Linux Foundation



Breaking the Barrier of Software Defined Network Services

1 Terabit Services on a Single Intel® Xeon® Server !!!



FD.io: The Universal Fast Dataplane

Project at Linux Foundation FD.io Scope


- Multi-party
- Multi-project

Software Dataplane

- High throughput
- Low Latency
- Feature Rich
- Resource Efficient
- Bare Metal/VM/Container
- Multiplatform(intel) ARM




- - Network IO NIC/vNIC <-> cores/threads Packet Processing – Classify / Transform /
 - Prioritize / Forward / Terminate
 - **Dataplane Management Agents** Control Plane





Fd.io in the overall stack





Multiparty: Broad Membership

Service Providers















Multiparty: Broad Contribution






Code Activity


• In the period since its inception, fd.io has more commits than OVS and DPDK combined, and more contributors than OVS

2016-02-11 to 2017-04-03	Fd.io	ovs	DPDK
Commits	6283	2395	3289
Contributors	163	146	245
Organizations	42	52	78






Multiproject: Fd.io Projects

















- Packet Processing Platform
 - High performance
 - Linux User space
 - Run's on commodity CPUs: (intel) /ARM / Prover
 - Shipping at volume in server & embedded products since 2004.




Aside [1/4]: Computer Evolution For Packet Processing

It started with ALU ...


(2) Became universal and faster ...



(1) It started simple ...




(3) Then it got much faster ...




Aside [2/4]: Computer Evolution For Packet Processing

... and we arrived to modern multi-socket COTS server ...



(3) Then it got much faster ...



Aside [2/4]: Computer Evolution For Packet Processing

... and we arrived to modern multi-socket COTS server ...


Four main functional dimensions important for processing packets:

A. CPUs executing the program(s):

- a) Minimize Instructions per Packet Efficient software logic to perform needed packet operations.
- b) Maximize Instructions per CPU core clock cycle Execution efficiency of an underlying CPU micro-architecture.
- B. Memory bandwidth: Minimize memory bandwidth utilization Memory access is slow.
- C. Network I/O bandwidth: Make efficient use of PCIe I/O bandwidth It is a limited resource.
- D. Inter-socket transactions: Minimize cross-NUMA connection utilization It slows things down.

Hint: Start with optimizing the use of CPU micro-architecture => **Use vectors**!

(3) Then it got much faster ...




^{*} Intel Top-Down Microarchitecture Analysis Method for tuning applications, https://software.intel.com/en-us/top-down-microarchitecture-analysis-method

VPP Architecture: Vector Packet Processing Packet Vector of n packets ----dpdk-input vhost-user-input af-packet-input **Packet Processing** Graph Input Graph Node ethernet-input **Graph Node** ip6-input ip4-input mpls-input arp-input ip4-lookup ip6-lookup ip6-rewrite ip6-local ip4-local ip4-rewrite


VPP Architecture: Splitting the Vector Packet Vector of n packets ----dpdk-input vhost-user-input af-packet-input **Packet Processing** Graph Input Graph Node ethernet-input **Graph Node** mpls-input ip6-input ip4-input arp-input ip4-lookup ip6-lookup ip6-rewrite ip6-local ip4-local ip4-rewrite

VPP Architecture: Plugins




Aside [3/4]: Computer Evolution For Packet Processing

... we then optimize software for network workloads ...



(3) Then it got much faster ...



Aside [3/4]: Computer Evolution For Packet Processing

... we then optimize software for network workloads ...


- Network workloads are very different from Packet processing efficiency is essential compute ones
 - They are all about processing packets, at rate.
 - At 10GE, 64B packets can arrive at 14.88Mpps => 67 nsec per packet.
 - With 2GHz CPU core clock cycle is 0.5nsec => 134 clock cycles per packet.
 - To access memory it takes ~70nsec => too slow to do it per packet!


- Moving packets
 - · Packets arrive on physical interfaces (NICs) and virtual interfaces (VNFs) - need CPU optimized drivers for both.
 - Drivers and buffer management software must not rely on memory access – see time budget above, MUST-use CPU core caching hierarchy well.

Processing packets

- Need packet processing optimized for CPU platforms.
- Header manipulation, encaps/decaps, lookups, classifiers, counters.

(3) Then it got much faster ...





^{*} Intel Top-Down Microarchitecture Analysis Method for tuning applications, https://software.intel.com/en-us/top-down microarchitecture

Aside [3/4]: Computer Evolution For Packet Processing

... we then optimize software for network workloads ...

- Network workloads are very different from Packet processing efficiency is essential compute ones
 - They are all about processing packets, at rate.
 - At 10GE, 64B packets can arrive at 14.88Mpps => 67 nsec per packet.
 - With 2GHz CPU core clock cycle is 0.5nsec => 134 clock cycles per packet.
 - To access memory it takes ~70nsec => too slow to do it per packet!

- Moving packets
 - · Packets arrive on physical interfaces (NICs) and virtual interfaces (VNFs) - need CPU optimized drivers for both.
 - Drivers and buffer management software must not rely on memory access – see time budget above, MUST-use CPU core caching hierarchy well.


Processing packets

- Need packet processing optimized for CPU platforms.
- Header manipulation, encaps/decaps, lookups, classifiers, counters.

(3) Then it got much faster ...


A modern two CPU socket server ethernet Processor Processor SATA D "Legacy"

AND => (4a) ... let's make it Simple Again!



Aside [4/4]: Computer Evolution For Packet Processing


... and use FD.io VPP to make them fast for packets.




- (1) Core writes Rx descriptor in preparation for receiving a packet.
- (2) NIC reads Rx descriptor to get ctrl flags and buffer address.
- (3) NIC writes the packet.
- (4) NIC writes Rx descriptor.
- 5) Core reads Rx descriptor (polling or irq or coalesced irq).
- (6) Core reads packet header to determine action.
- (7) Core performs action on packet header.
- 8) Core writes packet header (MAC swap, TTL, tunnel, foobar..)
- (9) Core reads Tx descriptor.
- (10) Core writes Tx descriptor and writes Tx tail pointer.
- (11) NIC reads Tx descriptor.
- (12) NIC reads the packet.
- (13) NIC writes Tx descriptor.



(3) Then it got much faster ...



AND => (4a) ... let's make it Simple Again!




Aside [4/4]: Computer Evolution For Packet Processing ... and use FD.io VPP to make them fast for packets.

Steps 1-to-13 in a Nutshell:


- ✓ VPP software worker threads run on CPU cores. x descriptor politing or ing proceed in the cores of the cor
- ✓ Use local caching with No-to-Minimal memory bandwidth per packet.
- ✓ Get speed with predictive prefetching and smart algos. (MAC swap, TVL, tunnel, foobar.)
- ✓ And make CPU cache hierarchy always "Hot" => Packet processing at rate.

Making VPP simply tick the A-B-C-D server optimization points!

(3) Then it got much faster ...



AND => (4a) ... let's make it Simple Again!






- Let's look at performance data at scale
- Packet throughput for
 - IPv4 routing,
 - IPv6 routing,
 - L2 switching,
 - L2 switching with VXLAN tunnelling.




VPP Universal Fast Dataplane: Performance at Scale [1/2]


Per CPU core throughput with linear multi-thread(-core) scaling







	2x 40GE	4x 40GE	6x 40GE	8x 40GE	10x 40GE	12x 40GE
IPv6 Thput [Mpps]	2 core	4 core	6 core	8 core	10 core	12 core
64B	19.2	35.4	51.5	67.7	83.8	100.0
128B	19.2	35.4	51.5	67.7	83.8	100.0
IMIX	15.0	30.0	45.0	60.0	75.0	90.0
1518B	3.8	7.6	11.4	15.2	19.0	22.8
I/O NIC max-pps	35.8	71.6	107.4	143.2	179	214.8
NIC max-bw	46.8	93.5	140.3	187.0	233.8	280.5



Hardware: Cisco UCS C240 M4

Intel® C610 series chipset

2 x Intel® Xeon® Processor E5-2698
v3 (16 cores, 2.3GHz, 40MB Cache)

2133 MHz, 256 GB Total 6 x 2p40GE Intel XL710=12x40GE

Software

Linux: Ubuntu 16.04.1 LTS

Kernel: ver. 4.4.0-45-generic

FD.io VPP: VPP v17.01-5~ge234726 (DPDK 16.11)

Resources

1 physical CPU core per 40GE port

Other CPU cores available for other

services and other work

20 physical CPU cores available in


12x40GE seupt


Lots of Headroom for much more

throughput and features

VPP Universal Fast Dataplane: Performance at Scale [2/2]

Per CPU core throughput with linear multi-thread(-core) scaling





Hardware: Cisco UCS C240 M4

Intel® C610 series chipset
2 x Intel® Xeon® Processor E5-2698
v3 (16 cores, 2.3GHz, 40MB Cache)

2133 MHz, 256 GB Total

6 x 2p40GE Intel XL710=12x40GE

Software

Linux: Ubuntu 16.04.1 LTS

Kernel: ver. 4.4.0-45-generic

FD.io VPP: VPP v17.01-5~ge234726 (DPDK 16.11)

Resources

1 physical CPU core per 40GE port

Other CPU cores available for other

services and other work


20 physical CPU cores available in

12x40GE seupt

Lots of Headroom for much more

throughput and features

Native Cloud Network Services – Sample Use Cases Based on supported FD.io VPP functionality



Million Routes Scale and Service Features

Performance at Max Network I/O of Intel[®] Xeon[®] Server



- **CG-NAT** and Softwires
- Carrier Grade NAT for Subscriber IPv4 Addressing Control
- Softwires for Subscriber IPv4 over IPv6 Transport

Million of Subscribers and Service Features


Performance at Max Network I/O of Intel® Xeon® Server







Substantial Performance and Efficiency Gains vs. Alternatives

SD-WAN – with FD.io Universal Fast Data Plane



SD-WAN – with FD.io Universal Fast Data Plane








Scaling Up The Packet Throughput with FD.io VPP

Can we squeeze more from a single 2RU server?



1. Today's Intel® XEON® CPUs (E5 v3/v4):

- a. Per socket have 40 lanes of PCIe Gen3
- b. 2x 160Gbps of packet I/O per socket



2. Tomorrow's Intel® XEON® CPUs:

- a. Per socket support More lanes of PCIe Gen3
- b. 2x 280Gbps of packet I/O per socket


VPP enables linear multi-thread(-core) scaling up to the packet I/O limit per CPU => on a path to **one terabit software router** (**1TFR**).




Breaking the Barrier of Software Defined Network Services

1 Terabit Services on a Single Intel® Xeon® Server !!!

VPP Architecture: Programmability





fd.io Foundation 30

Universal Fast Dataplane: Features



Hardware Platforms

Pure Userspace - X86,ARM 32/64,Power Raspberry Pi

Interfaces

DPDK/Netmap/AF_Packet/TunTap Vhost-user - multi-queue, reconnect, Jumbo Frame Support

Language Bindings

C/Java/Python/Lua

Tunnels/Encaps

GRE/VXLAN/VXLAN-GPE/LISP-GPE NSH, L2TPv3, SRv6 IPSec Tunnel, Transport Including HW offload if present

MPLS

MPLS over Ethernet/GRE
Deep label stacks supported

Routing

IPv4/IPv6

LISP xTR/RTR

14+ MPPS, single core
Hierarchical FIBs
Multimillion FIB entries
Source RPF
Thousands of VRFs
Controlled cross-VRF lookups
Multipath – ECMP and Unequal Cost

Segment Routing

SR MPLS/IPv6
Including Multicast

LISP

L2 Overlays over LISP and GRE encaps Multitenancy Multihome Map/Resolver Failover Source/Dest control plane support

Map-Register/Map-Notify/RLOC-probing

IPSec transport mode

Switching

VLAN Support
Single/ Double tag
L2 forwd w/EFP/BridgeDomain concepts
VTR – push/pop/Translate (1:1,1:2, 2:1,2:2)
Mac Learning – default limit of 50k addr
Bridging
Split-horizon group support/EFP Filtering
Proxy Arp
Arp termination
IRB - BVI Support with RouterMac assigmt
Flooding
Input ACLs
Interface cross-connect
L2 GRE over IPSec tunnels

Security

Mandatory Input Checks:
TTL expiration
header checksum
L2 length < IP length
ARP resolution/snooping
ARP proxy

NAT

Ingress Port Range Filtering
Per interface whitelists
Policy/Security Groups/GBP (Classifier)

Network Services

DHCPv4 client/proxy

DHCPv6 Proxy
MAP/LW46 – IPv4aas
CGNAT
MagLev-like Load Balancer
Identifier Locator Addressing
NSH SFC SFF's & NSH Proxy
LLDP
BFD
QoS Policer 1R2C, 2R3C
Multiple million Classifiers –
Arbitrary N-tuple

Inband iOAM

Telemetry export infra (raw IPFIX) iOAM for VXLAN-GPE (NGENA) SRv6 and iOAM co-existence iOAM proxy mode / caching iOAM probe and responder

Monitoring


Simple Port Analyzer (SPAN)
IP Flow Export (IPFIX)
Counters for everything
Lawful Intercept

31





Rapid Release Cadence – ~3 months





New in 17.04 – Released Apr 19

VPP Userspace Host Stack

TCP stack
DHCPv4 relay multi-destination
DHCPv4 option 82
DHCPv6 relay multi-destination
DHPCv6 relay remote-id
ND Proxy

NAT

CGN: Configurable port allocation CGN: Configurable Address pooling CPE: External interface DHCP support NAT44, NAT64, LW46

Stateful Security Groups

Routed interface support L4 filters with IPv6 Extension Headers

API

Move to CFFI for Python binding Python Packaging improvements CLI over API Improved C/C++ language binding

Segment Routing v6

SR policies with weighted SID lists
Binding SID
SR steering policies
SR LocalSIDs
Framework to expand local SIDs w/plugins,

iOAM

UDP Pinger w/path fault isolation IOAM as type 2 metadata in NSH IOAM raw IPFIX collector and analyzer Anycast active server selection

IPFIX


Collect IPv6 information
Per flow state

Release notes: https://docs.fd.io/vpp/17.04/release notes 1704.html

Images at: https://nexus.fd.io/


Continuous Quality, Performance, Usability Built into the development process – patch by patch








Universal Fast Dataplane: Infrastructure - 1000






Universal Fast Dataplane: xNFs






Universal Fast Dataplane: Embedded












A Fast Data Network Platform For Native Cloud Network Services





EFFICIENCY

The most efficient software packet Processing on the planet



PERFORMANCE

FD.io on x86 servers outperforms specialized packet processing HW



SOFTWARE DEFINED NETWORKING

Software programmable, extendable and flexible



CLOUD NETWORK SERVICES

Foundation for cloud native network services



LINUX FOUNDATION

Open source collaborative project in Linux Foundation



Breaking the Barrier of Software Defined Network Services

1 Terabit Services on a Single Intel® Xeon® Server !!!

Opportunities to Contribute



- Firewall
- IDS
- DPI
- Flow and user telemetry
- Hardware Accelerators
- Container Integration
- Integration with OpenCache
- Control plane support your favorite SDN Protocol Agent
- Test tools
- Cloud Foundry Integration
- Packaging
- Testing

FD.io git repos:

https://git.fd.io/ https://git.fd.io/vpp/ https://git.fd.io/csit/

We invite you to Participate in fd.io

- Get the Code, Build the Code, Run the Code
- Try the vpp user demo
- Install vpp from binary packages (yum/apt)
- Install Honeycomb from binary packages
- Read/Watch the Tutorials
- Join the Mailing Lists
- Join the IRC Channels
- Explore the wiki
- Join fd.io as a member

FD.io project wiki pages:

https://wiki.fd.io/view/Main_Page https://wiki.fd.io/view/VPP https://wiki.fd.io/view/CSIT

Q&A



Thank You!